2 Commits (ae65a26dd387fec18dd1645fbb4b901b379cd6f5)

Author	SHA1	Message	Date
Qipeng Zha	618a919b4c	pinctrl: intel: fix bug of register offset calculation ... The group size for registers PADCFGLOCK, HOSTSW_OWN, GPI_IS, GPI_IE, are not 24 for Broxton, Add a parameter to allow different platform to set correct value. Signed-off-by: Qi Zheng <qi.zheng@intel.com> Signed-off-by: Qipeng Zha <qipeng.zha@intel.com> Acked-by: Mika Westerberg <mika.westerberg@linux.intel.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>	2015-12-10 23:01:41 +01:00
Mika Westerberg	7981c0015a	pinctrl: intel: Add Intel Sunrisepoint pin controller and GPIO support ... This driver supports pinctrl/GPIO hardware found on Intel Sunrisepoint (a Skylake PCH) providing users a pinctrl and GPIO interfaces (including GPIO interrupts). The driver is split into core and platform parts so that the same core driver can be reused in other drivers for other Intel GPIO hardware that is based on the same host controller design. Signed-off-by: Mathias Nyman <mathias.nyman@linux.intel.com> Signed-off-by: Mika Westerberg <mika.westerberg@linux.intel.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>	2015-04-07 15:15:23 +02:00