mirror-linux/drivers/soc
Linus Torvalds dc855b7771 Updates for interrupt chip drivers:
- Add support for the Renesas RZ/V2N SoC
 
   - Add a new driver for the Renesas RZ/[TN]2H SoCs
 
   - Preserve the register state of the RISCV APLIC interrupt controller accross
     suspend/resume
 
   - Reinitialize the RISCV IMSIC registers after suspend/resume
 
   - Make the various Loongson interrupt chip drivers 32/64-bit aware
 
   - Handle the number of hardware interrupts in the SIFIVE PLIC driver
     correctly.
 
     The hardware interrupt 0 is reserved which resulted in inconsistent
     accounting. That went unnoticed as the off by one is only noticable when
     the number of device interrupts is a multiple of 32.
 
   - The usual device tree updates, cleanups and improvements all over the place.
 -----BEGIN PGP SIGNATURE-----
 
 iQJEBAABCgAuFiEEQp8+kY+LLUocC4bMphj1TA10mKEFAmmJxQkQHHRnbHhAa2Vy
 bmVsLm9yZwAKCRCmGPVMDXSYoapGEACTashfhOo6xIeLDiL4+AUbsj0l0uFyW4w4
 PRErZxc1DcCOIL/AKYFVsFT85KfYM5ye+1bSTHC7evmjMSFvvDYm3Xss89k+mAoi
 W/2QSpfC9viWuEFRstFvStcUNhxih+Sv+DCZM9UungaVAvZvnj0LoIjZsU3IjZOz
 abbD/NMZgM3PSfw2LPCeurkhp3N91Yod6jaBtW2afE/wo1ftbXyaSFwSa++715Jz
 BnDfNRxG5nMaXqBpwCPnZu5zKreQDiti1e0C/CtsGsbMfMOwkz9cr3LRMGtIoYxa
 xnioc2ckL7wy3oVh7efVFTe7el61hYWbx1fbx+D4mv1mrOYYLyu59o2iKBkY1MP/
 KKNRXwtS9HbezT6DHsNn7pX7ETdKNfdtF84/qxvYDHaog53Gy20ve4ioDOjx6VIG
 z0rmwklACUJ1zp57+s6sYGJBCQakizwb5axgQ1RXG75sNrWLbsklPqrb+U7L7oDa
 KAkwNShms4ZjNb5QHEPqB3IcUxbFgnuArZci7A6nhQfe9sDwWJafWNGnjMUuUdK1
 fx0e1UkI9Gy+2yBKUJvZUZL4u93ToJUgX0Ucc37VDz9WaFFTSco1jadT9CCDKraU
 gU3NHZeBIjT1xsk1Slnjq8k3Lp9b6Q7qNWL3u/4HfeMg8QwW+CM29xy5a0P5ifrc
 v6W352Y1Zg==
 =ZMMl
 -----END PGP SIGNATURE-----

Merge tag 'irq-drivers-2026-02-09' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip

Pull irq chip driver updates from Thomas Gleixner:

 - Add support for the Renesas RZ/V2N SoC

 - Add a new driver for the Renesas RZ/[TN]2H SoCs

 - Preserve the register state of the RISCV APLIC interrupt controller
   accross suspend/resume

 - Reinitialize the RISCV IMSIC registers after suspend/resume

 - Make the various Loongson interrupt chip drivers 32/64-bit aware

 - Handle the number of hardware interrupts in the SIFIVE PLIC driver
   correctly

   The hardware interrupt 0 is reserved which resulted in inconsistent
   accounting. That went unnoticed as the off by one is only noticable
   when the number of device interrupts is a multiple of 32

 - The usual device tree updates, cleanups and improvements all over the
   place

* tag 'irq-drivers-2026-02-09' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip: (24 commits)
  irqchip/gic-v5: Fix spelling mistake "ouside" -> "outside"
  dt-bindings: interrupt-controller: sifive,plic: Clarify the riscv,ndev meaning in PLIC
  irqchip/sifive-plic: Handle number of hardware interrupts correctly
  irqchip/aspeed-scu-ic: Remove unused variable mask
  irqchip/ti-sci-intr: Allow parsing interrupt-types per-line
  dt-bindings: interrupt-controller: ti,sci-intr: Per-line interrupt-types
  irqchip/renesas-rzv2h: Add suspend/resume support
  irqchip/aslint-sswi: Fix error check of of_io_request_and_map() result
  irqchip: Allow LoongArch irqchip drivers on both 32BIT/64BIT
  irqchip/loongson-pch-pic: Adjust irqchip driver for 32BIT/64BIT
  irqchip/loongson-pch-msi: Adjust irqchip driver for 32BIT/64BIT
  irqchip/loongson-htvec: Adjust irqchip driver for 32BIT/64BIT
  irqchip/loongson-eiointc: Adjust irqchip driver for 32BIT/64BIT
  irqchip/loongson-liointc: Adjust irqchip driver for 32BIT/64BIT
  irqchip/loongarch-avec: Adjust irqchip driver for 32BIT/64BIT
  irqchip/riscv-aplic: Preserve APLIC states across suspend/resume
  irqchip/riscv-imsic: Add a CPU pm notifier to restore the IMSIC on exit
  arm64: dts: renesas: r9a09g087: Add ICU support
  arm64: dts: renesas: r9a09g077: Add ICU support
  irqchip: Add RZ/{T2H,N2H} Interrupt Controller (ICU) driver
  ...
2026-02-10 14:01:40 -08:00
..
amlogic soc: amlogic: meson-gx-socinfo: add new SoCs id 2025-11-19 15:47:15 +01:00
apple soc: apple: sart: drop device reference after lookup 2025-10-13 18:32:53 +02:00
aspeed soc: aspeed: socinfo: Add AST27xx silicon IDs 2025-08-11 09:37:53 +09:30
atmel
bcm syscore: Pass context data to callbacks 2025-11-14 10:01:52 +01:00
canaan
cirrus
dove
fsl soc: fsl: qbman: use kmalloc_array() instead of kmalloc() 2025-11-26 12:29:40 +01:00
fujitsu
gemini
hisilicon soc: hisilicon: kunpeng_hccs: Fix spelling mistake "decrese" -> "decrease" 2025-08-28 11:23:08 +00:00
imx
ixp4xx
lantiq
litex
loongson
mediatek soc: mediatek: mtk-socinfo: Add entry for MT8391AV/AZA Genio 720 2025-10-30 10:12:05 +01:00
microchip soc: microchip: add mfd drivers for two syscon regions on PolarFire SoC 2025-10-29 16:22:37 +00:00
nuvoton
pxa
qcom soc: qcom: smem: fix qcom_smem_is_available and check if __smem is valid 2026-01-28 09:10:53 -06:00
renesas Updates for interrupt chip drivers: 2026-02-10 14:01:40 -08:00
rockchip soc: rockchip: grf: Add select correct PWM implementation on RK3368 2025-11-17 22:34:12 +01:00
samsung soc: driver updates for 6.19, part 2 2025-12-05 17:47:59 -08:00
sophgo
sunxi soc: sunxi: sram: register regmap as syscon 2025-09-10 20:51:26 +08:00
tegra soc: driver updates for 6.19 2025-12-05 17:29:04 -08:00
ti net: ethernet: ti: netcp: Standardize knav_dma_open_channel to return NULL on error 2025-11-04 19:15:36 -08:00
ux500
versatile
vt8500
xilinx drivers: firmware: xilinx: Switch to new family code in zynqmp_pm_get_family_info() 2025-08-29 09:58:45 +02:00
Kconfig
Makefile