Hersen Wu 1d2686d417 drm/amdgpu/powerplay: nv1x, renior copy dcn clock settings of watermark to smu during boot up ... dc to pplib interface is changed for navi1x, renoir. display_config_changed is not called by dc anymore. smu_write_watermarks_table is not executed for navi1x, renoir during boot up. solution: call smu_write_watermarks_table just after dc pass watermark clock settings to pplib Signed-off-by: Hersen Wu <hersenxs.wu@amd.com> Reviewed-by: Evan Quan <evan.quan@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>		2020-03-10 17:31:10 -04:00
..
acp	drm/amdgpu: fix license on Kconfig and Makefiles	2019-12-11 15:22:08 -05:00
amdgpu	drm/amdgpu: correct ROM_INDEX/DATA offset for VEGA20	2020-03-09 16:42:28 -04:00
amdkfd	drm/amdkfd: Fix a bug in SDMA RLC queue counting under HWS mode	2020-02-04 10:32:41 -05:00
display	drm/amd/display: update soc bb for nv14	2020-03-09 15:06:55 -04:00
include	amdgpu/gmc_v9: save/restore sdpif regs during S3	2020-02-25 11:30:42 -05:00
powerplay	drm/amdgpu/powerplay: nv1x, renior copy dcn clock settings of watermark to smu during boot up	2020-03-10 17:31:10 -04:00