92 lines
2.3 KiB
YAML
92 lines
2.3 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/qcom,sm8450-videocc.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Video Clock & Reset Controller on SM8450
|
|
|
|
maintainers:
|
|
- Taniya Das <taniya.das@oss.qualcomm.com>
|
|
- Jagadeesh Kona <quic_jkona@quicinc.com>
|
|
|
|
description: |
|
|
Qualcomm video clock control module provides the clocks, resets and power
|
|
domains on SM8450.
|
|
|
|
See also:
|
|
include/dt-bindings/clock/qcom,sm8450-videocc.h
|
|
include/dt-bindings/clock/qcom,sm8650-videocc.h
|
|
include/dt-bindings/clock/qcom,sm8750-videocc.h
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- qcom,sm8450-videocc
|
|
- qcom,sm8475-videocc
|
|
- qcom,sm8550-videocc
|
|
- qcom,sm8650-videocc
|
|
- qcom,sm8750-videocc
|
|
- qcom,x1e80100-videocc
|
|
|
|
clocks:
|
|
items:
|
|
- description: Board XO source
|
|
- description: Video AHB clock from GCC
|
|
|
|
power-domains:
|
|
description:
|
|
Power domains required for the clock controller to operate
|
|
items:
|
|
- description: MMCX power domain
|
|
- description: MXC power domain
|
|
|
|
required-opps:
|
|
description:
|
|
OPP nodes that describe required performance points on power domains
|
|
items:
|
|
- description: MMCX performance point
|
|
- description: MXC performance point
|
|
|
|
required:
|
|
- compatible
|
|
- clocks
|
|
- power-domains
|
|
- '#power-domain-cells'
|
|
|
|
allOf:
|
|
- $ref: qcom,gcc.yaml#
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- qcom,sm8450-videocc
|
|
- qcom,sm8550-videocc
|
|
- qcom,sm8750-videocc
|
|
then:
|
|
required:
|
|
- required-opps
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/qcom,gcc-sm8450.h>
|
|
#include <dt-bindings/clock/qcom,rpmh.h>
|
|
#include <dt-bindings/power/qcom,rpmhpd.h>
|
|
videocc: clock-controller@aaf0000 {
|
|
compatible = "qcom,sm8450-videocc";
|
|
reg = <0x0aaf0000 0x10000>;
|
|
clocks = <&rpmhcc RPMH_CXO_CLK>,
|
|
<&gcc GCC_VIDEO_AHB_CLK>;
|
|
power-domains = <&rpmhpd RPMHPD_MMCX>,
|
|
<&rpmhpd RPMHPD_MXC>;
|
|
required-opps = <&rpmhpd_opp_low_svs>,
|
|
<&rpmhpd_opp_low_svs>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
#power-domain-cells = <1>;
|
|
};
|
|
...
|